The Vlsi Seminar Series
نویسنده
چکیده
The unabated silicon technology scaling makes design and manufacturing increasingly harder in nanometer VLSI. On one hand, major design objectives such as timing, power, and noise are often conflicting with each other in modern designs with multi-million gates, resulting in complex design closure. On the other hand, design closure no longer guarantees historical yield norm, requiring ever-challenging manufacturing closure. The conventional contracts between design and fab through design rules are breaking down, due to deep sub-wavelength lithography and growing process variations. However, the semiconductor industry has no choice but to live with the current 193nm lithography for at least another 5 years. Therefore, design/manufacturing integration and co-optimization will be in greater demand than ever. Furthermore, the emerging bio/nano technologies require design and manufacturing closures as well, since the complexity of such bio/nano systems will increase considerably in the near future while their manufacturing technologies may be still immature. Physical synthesis is the key design implementation stage to address such grand challenges in design/manufacturing closures for not only silicon but also bio/nano technologies, because it directly interfaces with both high level designs and low level manufacturing technologies. In this talk, I will present some recent works in the area of physical synthesis for nanometer VLSI design/manufacturing closures, as well as the emerging biochip technologies. In particular, I will focus on various routing aspects in VLSI and biochip designs, since interconnect optimization is a key to the success in terms of routability, noise, manufacturability, and so on. First, I will describe an award-winning global router, BoxRouter, in the design closure perspective. Next, I will present a systematic model-based DFM routing framework to improve printability and minimize random defects in the manufacturing closure perspective. Then, I will discuss digital microfluidic biochip routing, to envision the roles of physical synthesis for future technologies. Last, I will conclude this talk with some future directions.
منابع مشابه
Fault-Tolerant Distributed Algorithms on VLSI Chips Dagstuhl Seminar
From September the 7, 2008 to September the 10, 2008 the Dagstuhl Seminar 08371 Fault-Tolerant Distributed Algorithms on VLSI Chips was held in Schloss Dagstuhl Leibniz Center for Informatics. The seminar was devoted to exploring whether the wealth of existing fault-tolerant distributed algorithms research can be utilized for meeting the challenges of future-generation VLSI chips. During the se...
متن کاملFault-Tolerant Distributed Algorithms on VLSI Chips
The Dagstuhl seminar 08371 on Fault-Tolerant Distributed Algorithms on VLSI Chips was devoted to exploring whether the wealth of existing fault-tolerant distributed algorithms research can be utilized for meeting the challenges of futuregeneration VLSI chips. Participants from both the distributed fault-tolerant algorithms community, interested in this emerging application domain, and from the ...
متن کاملThe Vlsi Seminar Series
Increasing integrated circuit (IC) power consumptions and temperatures pose serious challenges to performance, cooling solutions, and lifetime reliability. In this talk, we describe modeling, analysis, and synthesis techniques to solve these problems systematically. We first describe an incremental synthesis technique permitting concurrent physical-level and architectural-level optimization. Th...
متن کاملTHE SCS GRADUATE ADMINISTRATOR IN ORDER TO BE ALLOWED TO SCHEDULE A PRESENTATION IN THE GRADUATE SEMINAR SERIES Abstract Approval For OCICS Graduate Seminar Series
Approval For OCICS Graduate Seminar Series Student #: ______________ Date: ______________ Student’s Name: _______________________ Signature: ______________________ Student’s Email: _______________________ Seminar Title: ___________________________________________________________ Preferred Presentation Date: __________ (This will be confirmed with the student by email) Abstract approved: YES NO ...
متن کاملSpice Compatible Model for Multiple Coupled Nonuniform Transmission Lines Application in Transient Analysis of VLSI Circuits
An SPICE compatible model for multiple coupled nonuniform lossless transmission lines (TL's) is presented. The method of the modeling is based on the steplines approximation of the nonuniform TLs and quasi-TEM assumptions. Using steplines approximation the system of coupled nonuniform TLs is subdivided into arbitrary large number of coupled uniform lines (steplines) with different characteristi...
متن کاملSchematization in Cartography , Visualization , and Computational Geometry — Dagstuhl Seminar —
The Dagstuhl Seminar 10461 “Schematization in Cartography, Visualization, and Computational Geometry” was held November 14–19, 2010 in Schloss Dagstuhl – Leibniz Center for Informatics. The seminar brought together experts from the areas graph drawing, information visualization, geographic information science, computational geometry, very-large-scale integrated circuit (VLSI) layout, and underg...
متن کامل